Abstract-Time-delay accuracy plays a crucial role in beamforming algorithms of ultrasonic phased array. This paper presents a novel design for a polyphase cascaded integrator comb (CIC) interpolator filter, which can achieve high time-delay accuracy for an ultrasonic phased array focusing-delay system, and the beamforming principle and time-delay algorithm implementation are studied in detail. Firstly, a novel design for the CIC filter is proposed, which improves traditional designs (The data rate increases with the increase of interpolation coefficient, when the direct interpolation mode is used) by using polyphase interpolation. Secondly, according to the principle of interpolating and filtering, CIC polyphase interpolation formulas are deduced by using the exhaustive method, and the formulas can simultaneously implement interpolation and polyphase decomposition with the data rate of each phase same as the original rate. Finally, the algorithm feasibility is validated by simulation analysis and field programmable gate array implementation. Experimental results reveal that a time-delay accuracy of 1 ns at a 100 MHz sampling frequency can be achieved using the improved 10-fold polyphase interpolation CIC filter, and the maximum relative error of the time-delay accuracy is typically only -0.08% for 5 MHz ultrasonic echo waves. This design can be used for many important practical applications for phased array instruments with excellent performance.
I. INTRODUCTION
Ultrasonic phased array technology is one of important non-destructive testing techniques, the main feature of which is computer-controlled excitation (amplitude and time-delay) of individual elements by a multi-element probe. An ultrasonic focused beam with the option can be generated by the excitation of piezocomposite elements to modify beam parameters such as angle, focal distance, and focal spot size through software. The sweeping beam is focused and can scan at high speed in specular mode to detect misoriented cracks. For these reasons, ultrasonic phased array technology has received widespread attention in the field of ultrasonic non-destructive testing.
To achieve a precise focusing time-delay for ultrasonic phased array dynamic depth focusing [1] , [2] , many accurate time-delay methods have been proposed such as hardware wire delays [3] , [4] , sampling delays [5] , [6] , rely on Application Specific Integrated Circuit (ASIC) delays [7] , [8] , software algorithm delays [9] - [12] and so on. However, among these methods, the hardware line delays, sampling delays, and rely on ASIC delays often have some disadvantages such as poor universality, high cost, and difficulty in controllable modification. The software time-delay method is a promising alternative because it uses flexible digital signal processing algorithms to realize an accurate time-delay, so good versatility and portability. However, the software time-delay method strongly depends on the quality of the algorithm, so numerous attempts have been made to improve the performance of the software methods, such as increasing the time-delay accuracy and enabling real-time processing.
The field programmable gate array (FPGA), which can offer fast real-time processing in parallel, mainly consists of the AND and OR gates, and thus FPGA is very suitable for implementation of a CIC filter containing shifters and adders. This paper presents a novel method to design a polyphase interpolator, which uses the CIC filter [13] , [14] to control the time-delay accuracy of the ultrasonic phased array technology. This study gives a thorough analysis of the feedback structure of the CIC filter and provides a comprehensive explanation of the polyphase interpolation principle. The proposed algorithm, including both the interpolation and the polyphase decomposition, is implemented using an FPGA to achieve real-time processing in parallel and high time-delay accuracy for processing ultrasonic echo signals. The implementation results show that the improved 10-fold polyphase interpolation CIC filter can give time-delay accuracy of 1 ns at a 100 MHz sampling frequency, and only -0.08% of the maximum relative error of the time-delay accuracy is typically obtained for 5 MHz ultrasonic echo waves.
According to the structure of the CIC filter, CIC polyphase interpolation formulas are deduced by using the exhaustive method, which can combine the interpolator with the integrator, and realize the signal upsampling. The use of the polyphase interpolation and decomposition technology makes the data rate unchanged before and after the interpolation, and realizes the high time-delay accuracy. Therefore, the CIC filter dramatically reduces the load of FPGA computing, i.e., the CIC filter achieves time-delay 1/(Rf s ) s by the R-fold interpolation CIC filtering technology when a clock frequency of f s Hz is used, where R and f s represent interpolation coefficient and sampling frequency, respectively. Hence, with the characteristics of the polyphase interpolation CIC filter, the filtering process only consists of some elementary operations, less resource utilization, less latency, high flexibility, strong ability to anti-imaging spectrum for interpolation, and easy to be implemented by FPGA. The characteristics make the CIC filter highly suited for real-time and high-precision time-delay algorithm implementation.
II. THEORY

A. Design of a Novel Polyphase CIC Interpolation Filter
A CIC filter is a special class of finite impulse response (FIR) filters mainly consisting of comb and integrator sections, which can operate at high speed since the hardware implementation only requires adders, shifters and registers (no multipliers). Meanwhile, the CIC filter can conduct integer multiple interpolation and decimation filtering when it serves as a low-pass filter, which makes it suitable as an interpolation filter for high accurate time-delay applications [15] . Typically, an ultrasonic phased array system with a clock rate of f s Hz, the sampling rate of Rf s Hz should be required by R-fold interpolation and can achieve a time-delay focusing accuracy of 1/(Rf s ) s. Polyphase decomposition can be used to decompose a high rate (Rf s Hz) signal into R low-rate (f s Hz) signals to achieve the delay precision. Moreover, the entire time-delay algorithm can be implemented very efficiently on an FPGA. Therefore, a polyphase interpolation CIC filter can provide an accurate time-delay for an ultrasonic phased array beam, as shown in Fig. 1 . The time-delay model consists of coarse delay and fine delays. The coarse delay which has 1/f s time resolution is easy to achieve by shifter or accessing a proper memory address in a FPGA, while fine delay selects the phase of polyphase interpolation CIC filter. The paper will only study on fine delay model. Formula (1) is a mathematical expression of an N-order CIC filter, which is also equivalent to a combination of comb and integrator sections [16] . Fig. 2 is a block diagram of a typical R-fold interpolation CIC filter comprising comb, interpolator and integrator sections. According to the principle of the CIC filter, the signal rate will drastically increase after it passes through the interpolator, which means that the follow-up system (here is the integrator) should be capable of working with high signal rates. For instance, after 10-fold interpolation, the signal rate of f s = 100 MHz will be increased up to 10f s = 1 GHz, and hence the direct interpolation method makes the FPGA unfeasible for processing 1 GHz clock rate signals. We design a novel method to combine the interpolator and integrator sections, to achieve interpolation filtering and polyphase decomposition at the same time, enabling the entire system to still operate at a f s =100 MHz clock rate.
where N and R are the order of the CIC filter and the interpolation factor, respectively, and M is the delay factor of the comb filtering portion, which is generally taken to be 1. The reciprocal functions of the interpolator and the integrator are analyzed as follows. As shown in Fig. 2 , given R, assume M = 1 and N = 5. Set the input digital sequence as
, and the corresponding output digital sequence from the comb section is
. Accordingly, the corresponding values of the registers are set at z 0 , z 1 , · · · , z N . Fig. 3 lists the flow chart of the above digital sequence in an R-fold interpolator and integrator of CIC filter. The input digital sequence of the register z 0 is interpolated to be the R-fold sequence: According to the above principle, a signal with a high sampling rate can be decomposed to multi-channel signals with a low sampling rate by the polyphase interpolation together with decomposition method, as shown in Fig. 4 . 
p (2, 2) p (3, 0) p (3, 1) p (3, 2) p(N,0) According to the above results and discussion, the structure of R-fold interpolation CIC filter can be considered as a circuit structure of accumulator model, which consists of many adders, as shown in Fig. 5 . A series of the data X in are put in the N-stages comb filter, where the sampling rate of f s Hz is used, to give a new series of the outputs X' in , which are further put into the structure of the CIC polyphase interpolation to realize a function of a R-fold upsampling. (2) and (3):
Without taking into consideration the intermediate values of p(i-1,j-1) and p(i,j-1 ), the value p(i,j) at time t m is expressed in terms of the values of the registers p(0,0) = z 0 ,
, so the point-to-point signal course map can be established, as shown in Fig. 6 . The coordinate of the upper diagonal corner of the parallelogram with the light blue shade is set as (i,0), and the coordinate of the lower diagonal corner is set as (x,y); then we can obtain the following formula (4). 
Taking the node coordinate (i,0) at any given time as a starting point, the value p(x,y) of the node (x,y) can be calculated according to the principle of the shortest path between two nodes [17] . The number of the shortest signal paths from coordinate (i,0) to (x,y), that is, the coefficients (
can be obtained by combining the permutations principle in Fig. 6 , which should be expressed by the following formula (5). 11 11 , ( 0)
Since p(i,0) = z i , the value of the register z i arriving at coordinate (x,y) through (6) and then the value for the node (x,y) can be obtained as 
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When x = N, the final polyphase decomposition output can be obtained from the formula (9).
When y = R, the value of the next clock cycle register z x can be obtained from the formula (10).
, ( 1, 2, 3, , )
Therefore, the formulae (9) and (10) can be regarded as the mathematical functions of the algorithm of the polyphase interpolation CIC filter, which will be validated by simulation and implementation. The structure of polyphase interpolation CIC filter in Fig.5 can be considered as a circuit structure of convolution model, as shown in Fig. 7 .
, and the outputs of CIC polyphase interpolation can be expressed by  Y Z C . is the convolution symbol. (1,10) , (5, 10) .
A. System Resource Usage
The performance of the designed CIC filter will next be analyzed and tested to assess if it can achieve a high accuracy time-delay of an ultrasonic phased array. The signal bandwidth of the ultrasonic phased array echo generally ranges from 0.5 to 15 MHz. The original signal of the sampling rate is set as 100 MHz, and thus the sampling rate after the R-fold interpolation is R100 MHz. When N = 5, M = 1 and R = 2, 4, 8, 10, 16 in the formula (1), the CIC magnitude response is shown in Fig. 8 . The CIC filter's first-class anti-imaging frequency (100 MHz) attenuates below -100 dB, which is sufficient to meet the performance requirements of the system. Base on the Quartus II 13.1 and Altera's Arria-II: EP2AGX65DF29I5 FPGA, at a clock frequency of 100 MHz, the system with the CIC filter for interpolation of an anti-imaging filter by setting R = 2, 4, 8, 10, 16, f s = 100 MHz and M = 1 gives the time-delay accuracy of 5, 2.5, 1.25, 1, 0.625 ns, respectively, for ultrasonic signals. According to the formulae (9), (10) and Fig 7, we obtained the resource consumption of the multiphase interpolation CIC filter based on the FPGA, as listed in Table I . Obviously, the amount of resource consumption is very low, especially for DSP-block. However, compared with the CIC filter, the stages L of the traditional FIR polyphase interpolation filter will be more than N•R to accomplish the same performance, and thus consume approximately [L/2] DSP-blocks according to the symmetry structure of coefficients in the FIR. 
B. Error and Accuracy Analysis
The following method is used for the analysis of the results, which is based on the CIC filter polyphase decomposition structure design. The ultrasonic echo signal is generated by a 5 MHz sine wave using the following mathematical formula (11) .
where f s is the 100 MHz sampling frequency (sampling period 10 ns), f k is the 5 MHz sine wave signal frequency. The signal is decomposed into 10 waveform phases using the above 10-fold polyphase interpolation and decomposition CIC filter method, as shown in the inset of Fig. 9 . The detailed delay path is shown in Fig. 9 . In order to further verify the relative time-delay accuracy error of the R-phase signals with respect to the first phase time-delay, we take 4096 points (about 205 complete cycle) FFT transform to obtain their phase difference with the first phase. As listed in Table II , when R = 2, 4, 8, 10, 16, the time delay errors (D t ) between each phase and the first phase are converted through the phase errors (Pha) formula: D t = Pha/(2•PI•f k )). It can be assumed that the first channel parameters are all zeros. We can find that the bigger the value of R is, the more the δ max (the maximum relative time errors) is, when R = 10, the δ max is only -0.08%, which is completely satisfactory for the system requirements. We use the polyphase interpolation CIC filter algorithm to achieve 1 ns time-delay accuracy with the sampling frequency of 100 MHz, and the maximum relative error -0.08% is very low, which suggested the superiority of this algorithm over some previously reported algorithms [10] , [12] . For example, in the literature [10] , the authors studied beamforming algorithm in ultrasound imaging system, and 4-fold interpolation and a 33-tap FIR filter was used at the sampling frequency of 40 MHz, and the time-delay accuracy was 6.25 ns. Moreover, a proposed design implemented dynamic receive focusing with minimum time-delay accuracy of 3.125 ns for 40 MHz input data rate by ASIC [12] .
C. Practical Application
This algorithm has been used in the PA2000 ultrasonic phased array produced by Guangzhou Doppler Electronic Technologies Co., Ltd., which adopts Altera's Arria-II: EP2AGX65DF29I5 FPGA as the digital signal processor of the ultrasonic phased array system. At a 100 MHz clock frequency, a 5 MHz probe is used to test the standard phased array test block, a time-delay of 1 ns can be obtained between two adjacent phases using 10-fold interpolation filtering, where the phases are decomposed into a 10-phase output. The time-delay algorithms are realized by the FPGA. Fig. 10 shows the S-scanning image of the holes ( = 1 mm) in the test block using the focusing delay technology of the CIC filter [18] . The scan imaging of the test holes of the phased array block is of high quality and high sensitive, which proves the practical application of the time-delay algorithm.
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IV. CONCLUSION
We proposed a software time-delay algorithm method using the polyphase interpolation CIC filter. Taking into consideration the great difficulty with directly processing Rf s Hz sampling rate signal, the signal is decomposed into R phase signals of f s Hz to achieve a time-delay of 1/(Rf s ) s accuracy. The algorithm is implemented using the FPGA, which has some advantages such as computation quantity, computation speed, resolution, and cost, which makes it highly suited for real-time and high-precision time-delay algorithm implementation. The results provide an important application for the high accurate time-delay of multi-channel phased arrays. Owing to the passband decay of the CIC filter, a passband compensation filter as an auxiliary step to the CIC is alternative to achieve robust performance [19] , [20] . For engineering applications, hardware processing capabilities and real-time computing power should also be considered, and hence further work is necessary.
